A mathematical description for the degradation of semiconductor devices and electrical circuits is presented. It is based on the assumption that the reason for degradation is a destruction of internal structures, caused by the input of energy. The formulation is tested with the simulation of an IGBT module.
Introduction
The reliability of semiconductor devices and electrical circuits is a very important topic for circuit designers and manufacturers. So far it is difficult to predict the lifetime of a device in a circuit, since its lifetime strongly depends on the operation of it. One of the most significant parameters is the temperature. For example the investigations of [7] have shown, how the lifetime of IGBT modules depends on the temperature swing and the average temperature during power cycles.
The purpose of this work is to develop a degradation model which makes it possible to perform reliability simulations. This means, that with the help of circuit simulations it can be estimated, how the lifetime of a device will be influenced by the kind of operation and the occurring stress of the device.
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Degradation-Model
Description of the Modeled Failure Mechanism
The first step of the model development is to detect the dominant failure mechanisms.
The reason for failure is in many cases a very slowly increasing degradation somewhere in the device or package. The energy which is dissipated during operation can cause many different changes in a material, like hardness and form modifications, flowing movements etc. But finally a crack-growth is mainly responsible for the failure of a device.
Regions concerned by crack-growth are generally the contact surfaces of the junction between two materials. These areas are very inhomogeneous compared with the homogeneous materials used for semiconductors. The different thermal expansion coefficients of two materials lead to large tensions at the junction and finally to crack growth. In the case of the investigated IGBT modules two main failures could be observed: lift-off of bond wires and cracks of the solder contact between the silicon chip and the substrate of the package (Fig. 1) .
The second effect is considered in the following. During operation the device heats up significantly due to energy losses mainly in the silicon layer. The heat flows through the different layers shown in Fig. 1 to the Cuplate where a heat sink is attached.
The variations of temperature can lead to a damage of the layers or the contacts between layers. The damage increases with the ongoing temperature cycling which reduces the area accessible for the heat andor current flow. This results in an increase of the electrical and thermal resistances and leads to a hrther rise of the temperature and finally to the destruction of the device.
Modelling Approach
An IGBT model for circuit simulation is applied for the description of the electrical and thermal behaviour of the device 
Basic Equations of the Degrada tion-Model

Energy Conservation
The energy rates entering and leaving a volume element are given by:
p,, +Qin =U+&,,.
The deposition of energy U in a volume element results in a temperature rise of that element (Fig. 3) . Most of the energy is stored in the internal energy of that element, but a small part may be used to cause irreversible changes in its structure.
U=Ur,,+FP (2.2)
p m a y be the power used in the layer for any kind of irreversible work, like deformations and crack growth, Uh is the change in the internal (heat) energy and U is the sum of both. cl is the electrical power-loss, Qi,, is the in-coming heat fiom one adjacent layer and Qour is the heat-flow to the other (Fig. 3) .
The first assumption is that @is a changing percentage p of the total power U put into the layer: 
Growth Velocity
The considered degradation mechanism is a crack growing with time. The velocity of crack growth i,depends on temperature; this dependence is described with an expression according to the Arrhenius finction: 
Relation between Energy and
Growth Function
The combination of the equations above then leads to a formulation that describes the growth velocity of a crack radius r, as a h ction of the input power and the temperature of the layer: to
Electrical and Thermal Properties
The growth of the crack-radius r, is equivalent with a decrease of the conducting area A. This leads to an increasing electrical (&I) and thermal resistance (Rth), and to a decreasing thermal capacity
Arb is the thermal conductivity, p the specific mass, c the specific thermal capacitance and d the thickness of the layer. Furthermore it is assumed for simplicity that the area A is the same for the thermal and electrical values.
Shortening of the Simulation Cycles
To simulate the degradation of a device, it might be necessary to go through some tenor hundred-thousands of cycles. To avoid this, it is possible to skip every z cycles. If z<<N (where N is the total amount of cycles until destruction) the change of Arc and the change in the lost energy AWduring the skipped z-periods might be negligible. With N N*=-, Fig. 5 show the increase of the IGBT on-state voltage caused by the increase of the ohmic resistance due to the degradation of the conducting layer. Three different temperature swings resulting from different levels of the load current are applied. The figure shows after how many switching cycles the destruction of the device is initiated by a dramatic rise of the ohmic and thermal resistances. These cycle numbers are also inserted in Fig. 4 . Good agreement with the measured results can be seen.
The model can now be used to simulate degradation under realistic conditions and to predict the lifetime when the operation of the devices in a circuit is not as regular as in the example above but varies in a very wide range.
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Conclusion
Results
The degradation model has been implemented in the circuit simulator Saber.
As example of the obtained results, the degradation of IGBT-modules used in the circuit shown in Fig. 2 is presented. For this circuit results of experiments have been available which could be used to determine the required model parameters and to compare the simulations with measurements. The IGBT modules are periodically operated with constant current for a certain period of time. The power loss in the device causes a temperature rise which has been measured.
The results of these experiments are shown in Fig. 4 . This figure shows the amount of power-cycles until destruction, as a fbnction of the temperature shift AT. It shows three A formalism to calculate the degradation of semiconductor devices and electrical circuits has been developed. It is based on the assumption that tensions caused by temperature gradients within the device cause a change of the device morphology and a crack-growth that leads to the final failure of the device.
The degradation model offers the new design capability of reliability simulation and optimisation. It can be analysed, which conditions of operation are necessary to guarantee a certain lifetime of the devices used in a circuit. 
